Authors
Sreehari Veeramachaneni, Kirthi M Krishna, Lingamneni Avinash, Sreekanth Reddy Puppala, MB Srinivas
Publication date
2007/1
Conference
VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems., 20th International Conference on
Pages
324-329
Publisher
IEEE
Description
The 3-2, 4-2 and 5-2 compressors are the basic components in many applications, in particular partial product summation in multipliers. In this paper novel architectures and designs of high speed, low power 3-2, 4-2 and 5-2 compressors capable of operating at ultra-low voltages are presented. The power consumption, delay and area of these new compressor architectures are compared with existing and recently proposed compressor architectures and are shown to perform better. The proposed architecture lays emphasis on the use of multiplexers in arithmetic circuits that result in high speed and efficient design. Also in all existing implementations of XOR gate and multiplexers, both output and its complement are available but current designs of compressors do not use these outputs efficiently. In the proposed architecture these outputs are efficiently utilized to improve the performance of compressors. The …
Total citations
20102011201220132014201520162017201820192020202120222023202455111712101521171413161488
Scholar articles
S Veeramachaneni, KM Krishna, L Avinash… - 20th International Conference on VLSI Design held …, 2007