Authors
Sachin B Patkar, H Narayanan
Publication date
2003/1/4
Conference
16th International Conference on VLSI Design, 2003. Proceedings.
Pages
64-69
Publisher
IEEE
Description
We present an efficient heuristic for finding good bipartitions of the vertex set of a graph in the sense of the well-known measure of ratioCut (essentially the ratio between weight of cut edges and the product of weights of the nodesets of the bipartition). The widely accepted ratioCut bipartitioning algorithm of Wei and Cheng is similar in spirit to the Fiduccia-Mattheyeses algorithm (F-M algorithm). Our approach makes use of F-M algorithm as the first phase that takes in as an input, random bipartitions. In the later phase of our algorithm we make use of a new coarsening strategy and follow it up with a submodular function optimization algorithm on the coarsened graph. We also present the comparison of results of this approach applied to benchmark circuits with the well-established algorithms such as the Wei-Cheng algorithm for ratioCut bipartitioning and pmetis of Metis package. The comparative study not only shows …
Total citations
20032004200520062007200820092010201120122013201420152016201720182019202014112431211
Scholar articles
SB Patkar, H Narayanan - 16th International Conference on VLSI Design, 2003 …, 2003