Authors
Huan Chen, Joao Marques-Silva
Publication date
2009/11/4
Conference
2009 IEEE International High Level Design Validation and Test Workshop
Pages
76-81
Publisher
IEEE
Description
Automatic Test Pattern Generation (ATPG) represents one of the first practical applications of Boolean Satisfiability (SAT). Even though ATPG can in general be considered easy for current state of the art SAT solvers, it is also the case that specific faults can be difficult to detect or prove undetectable, namely for large industrial circuits. Recent work on SAT-based ATPG has been motivated by industrial designs with ever increasing size, for which more efficient ATPG tools are essential. Moreover, ATPG models and algorithms find application in a number of other settings, that further motivate the development of more efficient SAT-based ATPG solutions. Interestingly, despite the potential interest of more efficient ATPG approaches, the core SAT-based ATPG model has remained essentially unchanged since it was first proposed in the late 80s. This paper proposes a new model for SAT-based ATPG. The proposed …
Total citations
2012201320142015201620172018121222
Scholar articles
H Chen, J Marques-Silva - 2009 IEEE International High Level Design Validation …, 2009