Authors
Jonathan E Proesel, Timothy O Dickson
Publication date
2011/6/15
Conference
2011 Symposium on VLSI Circuits-Digest of Technical Papers
Pages
206-207
Publisher
IEEE
Description
A power-efficient equalizing serial receiver, including a 2-stage continuous-time linear equalizer (CTLE) and 1-tap decision feedback equalizer (DFE), is reported operating at data rates of up to 20 Gb/s. The DFE adopts a half-rate speculative architecture without explicit summing amplifiers by injecting offset-controlling currents directly into StrongARM sampling latches. At 20 Gb/s, a PCB trace with 26.3 dB of loss is equalized while consuming 13.2 mW (0.66 pJ/bit).
Total citations
20122013201420152016201720182019202020212022202320244611652324121