View article

With the advances in VLSI design, chip timing is becoming dominated by interconnect delays rather than macro performances. This fact requires a change in the methodology of timing analysis, verification and physical design. In this paper, we describe efficient algorithm to derive timing constraints on all the interconnects, which are consistent with the correct timing performance. Description of this algorithm is accompanied with experimental results, which demonstrate the effect of these constraints on the final layout.