Authors
Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser
Publication date
2010/10/26
Conference
2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)
Pages
68-75
Publisher
IEEE
Description
Due to continuous hardware/software evolution related to Systems-on-Chip (SoC) and the addition of features such as Partial Dynamic Reconfiguration, the complexity of SoC design and development has escalated exponentially. This has resulted in increased time to market and development costs. Without the usage of effective design tools and methodologies, large complex SoCs are becoming increasingly difficult to manage, resulting in a productivity gap. The design space, representing all technical decisions that need to be elaborated by the SoC design team is therefore, becoming immense and difficult to explore. Similarly, manipulation of these systems at low implementation levels such as Register Transfer Level (RTL) can be hindered by human interventions and the subsequent errors. This paper presents a novel design methodology that decreases the design complexity by raising the design abstraction …
Total citations
2010201120122013201420152016201720182019202020212022202312561311
Scholar articles
IR Quadri, S Meftali, JL Dekeyser - 2010 Conference on Design and Architectures for …, 2010