Authors
Rajeshwari Banakar, Stefan Steinke, Bo-Sik Lee, Mahesh Balakrishnan, Peter Marwedel
Publication date
2002/5/6
Book
Proceedings of the tenth international symposium on Hardware/software codesign
Pages
73-78
Description
In this paper we address the problem of on-chip memory selection for computationally intensive applications, by proposing scratch pad memory as an alternative to cache. Area and energy for different scratch pad and cache sizes are computed using the CACTI tool while performance was evaluated using the trace results of the simulator. The target processor chosen for evaluation was AT91M40400. The results clearly establish scratehpad memory as a low power alternative in most situations with an average energy reducation of 40%. Further the average area-time reduction for the seratchpad memory was 46% of the cache memory.
Total citations
Scholar articles
R Banakar, S Steinke, BS Lee, M Balakrishnan… - Proceedings of the tenth international symposium on …, 2002