Authors
Daniele Cesarini, Andrea Bartolini, Luca Benini
Publication date
2017/9
Conference
1st Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC Systems
Description
In this manuscript we evaluate the impact of HW power capping mechanisms on a real scientific application composed by parallel execution. By comparing HW capping mechanism against static frequency allocation schemes we show that a speed up can be achieved if the power constraint is enforced in average, during the application run, instead of on short time periods. RAPL, which enforces the power constraint on a few ms time scale, fails on sharing power budget between more demanding and less demanding application phases.
Total citations
201820192020202120222023432212
Scholar articles
D Cesarini, A Bartolini, L Benini - Proceedings of the 1st Workshop on AutotuniNg and …, 2017