Authors
A Lonardo, F Ameli, R Ammendola, A Biagioni, A Cotta Ramusino, Massimiliano Fiorini, O Frezza, Gianluca Lamanna, F Lo Cicero, M Martinelli, Ilaria Neri, PS Paolucci, E Pastorelli, L Pontisso, D Rossetti, F Simeone, F Simula, M Sozzi, L Tosoratto, P Vicini
Publication date
2015/4/10
Journal
Journal of Instrumentation
Volume
10
Issue
04
Pages
C04011
Publisher
IOP Publishing
Description
NaNet is a FPGA-based PCIe Network Interface Card (NIC) design with GPUDirect and Remote Direct Memory Access (RDMA) capabilities featuring a configurable and extensible set of network channels. The design currently supports both standard—Gbe (1000BASE-T) and 10GbE (10Base-R)—and custom—34 Gbps APElink and 2.5 Gbps deterministic latency KM3link—channels, but its modularity allows for straightforward inclusion of other link technologies. The GPUDirect feature combined with a transport layer offload module and a data stream processing stage makes NaNet a low-latency NIC suitable for real-time GPU processing. In this paper we describe the NaNet architecture and its performances, exhibiting two of its use cases: the GPU-based low-level trigger for the RICH detector in the NA62 experiment at CERN and the on-/off-shore data transport system for the KM3NeT-IT underwater neutrino …
Total citations
201520162017201820192020202120222023383211
Scholar articles