Loading...
The system can't perform the operation now. Try again later.
Articles
Case law
Profiles
My profile
My library
Metrics
Alerts
Settings
Get journal articles
Get journal articles
Profiles
My profile
My library
Cyrus Tabery
Electronics Design Automation, Intel
Verified email at intel.com
Cited by 5123
lithography
physical design
physical verification
OPC
design rule optimization
Ertugrul Demircan
NXP Semiconductors Inc.
Cited by 775
EDA
Physical Verification
Design Flows
Hossam Sarhan
Siemens EDA (Mentor Graphics)
Verified email at siemens.com
Cited by 406
EDA
Physical Verification
Reliability
Emerging technologies
3D Integtrated Circuits
Bernhard Lippmann
Infineon Technologies AG
Verified email at infineon.com
Cited by 277
physical verification
Jea Woo Park
Staff Engineer at Mentor Graphics
Verified email at mentor.com
Cited by 225
Machine Learning
Physical Verification
RET
OPC
DFM
Lucas Brusamarello
NXP BV
Cited by 171
physical verification
parasitic extraction
electrical simulation
power and timing analysis
development and customization of
Gazi M Huda
Intel
Verified email at intel.com
Cited by 100
Physical Verification
Plasmonics
Computational electromagnetics
Lithography
Dummy Fill
Mohamed Saleh Abouelyazid
Staff Engineer at Siemens EDA
Verified email at siemens.com
Cited by 39
EDA
machine learning
Physical verification
layout parasitic extraction
Software programming
Privacy
Terms
Help
About Scholar
Search help