Virtual architecture and instruction set for parallel thread computing JR Nickolls, HP Moreton, LS Nyland, IA Buck, RC Johnson, RS Glanville, ... US Patent 8,321,849, 2012 | 214 | 2012 |
Method and apparatus for register allocation in presence of hardware constraints MG Ludwig, JB Kolhe, RS Glanville, GC Berry, B Beylin, MT Bunnell US Patent 7,681,187, 2010 | 101 | 2010 |
Dynamic instruction sequence selection during scheduling MG Ludwig, JB Kolhe US Patent 7,330,962, 2008 | 28 | 2008 |
Retargetting an application program for execution by a general purpose processor V Grover, BJM Aarts, M Murphy, B Beylin, JB Kolhe, D Saylor US Patent 8,612,732, 2013 | 15 | 2013 |
Execution of retargetted graphics processor accelerated code by a general purpose processor V Grover, BJM Aarts, M Murphy, JB Kolhe, JB Pormann, D Saylor US Patent 9,448,779, 2016 | 11 | 2016 |
System and method for representing and managing a multi-architecture co-processor application program J VanderSpek, NP Wilt, J Kolhe, IA Buck, B Aarts US Patent 8,276,132, 2012 | 5 | 2012 |
System and method for representing and managing a multi-architecure co-processor application program J VanderSpek, NP Wilt, J Kolhe, IA Buck, B Aarts US Patent 8,347,310, 2013 | 4 | 2013 |
Suggesting Interesting Dates to Explore Images in a Historical Imagery Database CO Chris, J Kolhe US Patent App. 13/305,352, 2015 | 3 | 2015 |
System and method for representing and managing a multi-architecture co-processor application program J VanderSpek, NP Wilt, J Kolhe, IA Buck, B Aarts US Patent 8,281,294, 2012 | 2 | 2012 |